Back to Opportunities
Q
Design Verification Engineer - UVM / SystemVerilog
Qualcomm
FellowshipOfficial Link Verified35 days left
Deadline in 35 days
Description
Join Qualcomm Snapdragon Modem verification team. Construct constrained-random UVM testbenches, write functional coverage groups, and execute gate-level simulation regression runs.
Eligibility
- B.Tech / M.Tech in ECE / Microelectronics.
Quick Facts
Position Type
Fellowship
Organization Type
Private
Work Location
Hyderabad, India
Compensation / Stipend
₹16,000,000 - ₹25,000,000/year
Apply NowAdd to Calendar
Save Share
Quick Facts
Location
Hyderabad, India
Type
Fellowship
Deadline
20 Sept 2026
Stipend
₹16,000,000 - ₹25,000,000/year
Org. Type
Private
AI Analysis & Insights
Analyzing...
Before you apply
- • Always verify details on the official website
- • Check for any updates or changes to the advertisement
- • Deadlines and eligibility criteria may have changed
- • BerojgarDegreeWala aggregates publicly available information